Low power domino logic circuits in deep-submicron technology using CMOS
نویسندگان
چکیده
منابع مشابه
Analysis of Low Power CMOS Current Comparison Domino Logic Circuits in Ultra Deep Submicron Technologies
Performance of high fan–in Domino circuits is degraded by technology scaling due to exponential increase in leakage. To improve the performance Current Comparison Domino (CCD) circuits are widely used. This work presents design of wide fan-in high performance current comparison domino circuits with goals of minimizing the power dissipation and propagation delay at 90nm and 45nm ultra deep submi...
متن کاملLow-power CMOS circuits - technology, logic design and CAD tools
Read more and get great! That's what the book enPDFd low power cmos circuits technology logic design and cad tools will give for every reader to read this book. This is an on-line book provided in this website. Even this book becomes a choice of someone to read, many in the world also loves it so much. As what we talk, when you read more every page of this low power cmos circuits technology log...
متن کاملLeakage Current in Deep-Submicron CMOS Circuits
The high leakage current in deep submicron regimes is becoming a significant contributor to the power dissipation of CMOS circuits as the threshold voltage, channel length, and gate oxide thickness are reduced. Consequently, the identification and modeling of different leakage components is very important for the estimation and reduction of leakage power, especially in the low power application...
متن کاملSynthesis of Low Power CMOS Circuits Using Pass Logic Topology
in recent years, with the increasing demand for high-performance portable electronic devices such as laptop cornputers and cellular phones, power dissipation has become a very important performance parameter in VLSI design. One approach to power reduction hvolves the use of circuit topologies different fiom the standard CMOS topology. A probiem with this approach is that there is a lack of desi...
متن کاملCMOS Design of Low Power High Speed NP Domino Logic
A low cost design and simple to implement, CMOS NP Domino logic is presented. The NP Domino logic designs require fewer transistors and are compatible with full Domino logic. The performance of NP Domino logic is also better compared to the standard Domino logic implementations. Dynamic domino logic are very good but had many challenges like monotonicity, leakage, charge sharing and noise probl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Engineering Science and Technology, an International Journal
سال: 2018
ISSN: 2215-0986
DOI: 10.1016/j.jestch.2018.06.013